Design and tests of solid-state fault current limiters prototypes

Título:

Design and tests of solid-state fault current limiters prototypes

Autor:

Bruno Wanderley França

Ano:

2021

DOI:

10.1002/2050-7038.12738

Revista:

International Transactions on Electrical Energy Systems

ISSN:

20507038

Home:

[doi:10.1002/2050-7038.12738]

Idioma:

Inglês

Buscar essa publicação no Google Acadêmico

Publicações com a mesma autoria

An enhanced Shunt Active Filter based on Synchronverter concept

Detailed modelling and analysis of digital mho distance relay with single-pole operation

Novel Design of a Hybrid Superconducting Fault Current Limiter with Controlled Solid-State Device

A model for calculating losses in transformer related to orders and harmonic amplitude under analysis of joule effect, eddy current and hysteresis

A Novel Configuration for Resistive SFCL with bifilar 2G tapes

Ferroresonance evaluation on capacitor voltage transformers

Modeling, Control, and Experimental Verification of a DFIG With a Series-Grid-Side Converter With Voltage Sag, Unbalance, and Distortion Compensation Capabilities

TECHNICAL AND OPERATIONAL ANALYSIS OF FAULT CURRENT LIMITERS

A New Immersion and Invariance Control and Stable Deep Learning Fuzzy Approach for Power/Voltage Control Problem

Robust Model Predictive Rotor Current Control of a DFIG Connected to a Distorted and Unbalanced Grid Driven by a Direct Matrix Converter